\relax 
\citation{Kah}
\citation{Kah}
\citation{Kah}
\@writefile{toc}{\contentsline {section}{\numberline {1}Introduction}{1}}
\@writefile{toc}{\contentsline {section}{\numberline {2}The Cell Architecture}{1}}
\citation{CACourse2}
\citation{Kah}
\citation{Kah}
\citation{CACourse2}
\citation{Kah}
\@writefile{lof}{\contentsline {figure}{\numberline {1}{\ignorespaces Block diagram of the Cell processor from \cite  {Kah}}}{2}}
\newlabel{fig:1}{{1}{2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1}Power Processing Element}{2}}
\@writefile{lof}{\contentsline {figure}{\numberline {2}{\ignorespaces Cell die layout from \cite  {Kah}}}{2}}
\newlabel{fig:2}{{2}{2}}
\citation{Kah}
\citation{Kis}
\@writefile{lof}{\contentsline {figure}{\numberline {3}{\ignorespaces PPE block diagram from \cite  {Kah}}}{3}}
\newlabel{fig:3}{{3}{3}}
\citation{Kah}
\citation{Kah}
\citation{CACourse2}
\@writefile{lof}{\contentsline {figure}{\numberline {4}{\ignorespaces PPE pipeline from \cite  {Kah}}}{4}}
\newlabel{fig:4}{{4}{4}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2}Synergistic Processing Element}{4}}
\@writefile{lof}{\contentsline {figure}{\numberline {5}{\ignorespaces SPE block diagram from \cite  {Kah}}}{4}}
\newlabel{fig:5}{{5}{4}}
\citation{CACourse2}
\citation{Kah}
\@writefile{lof}{\contentsline {figure}{\numberline {6}{\ignorespaces SPE pipeline from \cite  {Kah}}}{5}}
\newlabel{fig:6}{{6}{5}}
\citation{CACourse2}
\citation{CACourse2}
\citation{CACourse2}
\citation{CADevworks}
\citation{EIBInterview}
\citation{Kah}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3}Element Interconnect Bus}{6}}
\@writefile{lof}{\contentsline {figure}{\numberline {7}{\ignorespaces EIB topology from \cite  {CACourse2}}}{6}}
\newlabel{fig:7}{{7}{6}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.4}Communicating To The PPE using Interrupts, Mailboxes, and DMAs}{6}}
\citation{NBBA}
\citation{NBBA}
\@writefile{lof}{\contentsline {figure}{\numberline {8}{\ignorespaces EIB example of concurrency from \cite  {CACourse2}}}{7}}
\newlabel{fig:8}{{8}{7}}
\@writefile{lof}{\contentsline {figure}{\numberline {9}{\ignorespaces Single Cell Processor\cite  {Kah}}}{7}}
\newlabel{fig:9}{{9}{7}}
\citation{CADevworks}
\citation{Kah}
\citation{Als}
\citation{Kah}
\citation{CBEIMI}
\citation{Kah}
\citation{Kah}
\citation{CBEIMI}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.5}Memory Interface Controller and Rambus XDR Memory}{8}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.6}Networking with FlexIO and The Broadband Interface }{8}}
\@writefile{lof}{\contentsline {figure}{\numberline {10}{\ignorespaces Dual Cell Configuration\cite  {Kah}}}{8}}
\newlabel{fig:10}{{10}{8}}
\@writefile{toc}{\contentsline {section}{\numberline {3}Programming}{9}}
\@writefile{lof}{\contentsline {figure}{\numberline {11}{\ignorespaces Quad Cell Configuration\cite  {Kah}}}{9}}
\newlabel{fig:11}{{11}{9}}
\bibstyle{IEEEtran}
\bibdata{IEEEabrv,refer}
\bibcite{Kah}{1}
\bibcite{Kis}{2}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1}Exploiting the SPE}{10}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {3.1.1}Simple Function Offload}{10}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {3.1.2}Typical Function Offload}{10}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {3.1.3}Pipelining For Complex Functions}{10}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {3.1.4}Parallel Stages for compute-intense functions}{10}}
